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Abstract 
Silicon nanowires, prepared by electroless chemical etching, are used to fabricate 
dual-gate field-effect transistors. The nanowires diameters vary from 40 – 300 nm, 
with maximum aspect ratio ~3000. Titanium silicide contacts are fabricated on single 
nanowires. An aluminium top-gate, combined with a back-gate, forms a dual-gate 
transistor. In an n-channel device with nanowire diameter ~70 nm, the output 
characteristics show current saturation, with maximum current ~100 nA. A drain-
source threshold voltage exists for current flow, controlled by the gate voltage, and 
assists in device turn-off. The on/off current ratio is ~3000, and the sub-threshold 
swing is ~780 mV/decade. 
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In recent years, silicon nanowires (SiNWs) have generated great interest for the 
fabrication of nanometre-scale devices for integrated circuit, sensor, optoelectronic 
and thermoelectric applications1-3. In particular, SiNWs have been investigated for 
nanoscale field-effect transistor (FET) fabrication, for continued scaling into the 
~10 nm regime1. Silicon nanowires, prepared by ‘bottom-up’ techniques such as 
vapour-liquid solid (VLS) growth4,5, or by ‘top-down’ lithographic techniques6,7, may 
be defined with diameters <10 nm and lengths ~100 µm. For FET applications, VLS 
SiNWs may be deposited or grown directly on a suitable substrate8,9, while 
lithographically defined SiNWs may be fabricated in silicon-on-insulator material10. 
 
 SiNWs have also been prepared by electroless chemical etching of Si wafers11. 
Here, the electroless deposition of an Ag dendritic network on the Si wafer catalyses 
subsequent chemical etching of a SiNW array. Vertical, large aspect ratio and densely 
packed NWs are formed over the entire Si surface. Nanowire diameters from ~20 – 
300 nm and lengths up to ~150 µm have been demonstrated12,3. These NWs have been 
used to define p-channel FETs with NW diameter ~180 nm, an underlying ‘back-
gate’, and Au contacts. Here, an on-off current ratio Ion/Ioff ~104, and a sub-threshold 
swing S = 760 mV/decade was reported12. However, there is limited work on FETs 
using these NWs in comparison with VLS grown NWs. 
 
 In this letter, we demonstrate dual-gate FETs in SiNWs fabricated using electroless 
chemical etching. We fabricate TixSiy/Al source/drain contacts on single SiNWs, with 
a dual-gate formed by an Al top-gate and a substrate ‘back-gate’ (Fig. 1(a)). In a FET 
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with a ~70 nm diameter SiNW, the drain-source current (IDS) – voltage (VDS) output 
characteristics, with simultaneously applied top- and back-gate voltages VTG and VBG, 
show current saturation with maximum IDS ~100 nA. A drain-source threshold voltage 
for current flow, controlled by the gate voltages, assists in device turn-off. In the FET 
transfer (IDS-VBG,VTG) characteristics, we measure Ion/Ioff ~3000, and S 
~780 mV/decade. The device may be analysed using Schottky barrier contacts, in 
series with a FET formed by the SiNW. 
 
II. Device Fabrication: 
 
 The SiNWs were synthesised from a p-type, Sb doped silicon (100) wafer 
(resistivity ρ ~10-2 Ωcm). A Si sample was immersed in HF/AgNO3 solution at room 
temperature for 5 minutes. Here, an electroless deposition (galvanic exchange) 
process11 forms a network of Ag dendrites on the Si surface. Etching is continued 
using mainly nitrate ions as the oxidising agent. Etching for 3 hours produces a 
densely packed, vertical array of ~300 µm long NWs. HNO3 is then used to remove 
the Ag. Figure 1(b) shows a scanning electron micrograph of a SiNW array, with NW 
diameter 40 – 300 nm. The NW packing density is ~109 /cm2. Nanowires with 
diameter ~100 nm can be ~300 µm long, for an aspect ratio of ~3000. Figure 1(c) 
shows a transmission electron micrograph of the SiNWs. The SiNW marked ‘A’ has a 
crystalline core 60 nm in diameter, with a ~5 nm thick native oxide shell. 
 
 Nanowires from the array were dispersed in isopropyl alcohol using ultrasonic 
agitation and then deposited from this solution on a SiO2 (130 nm thick) on p-Si 
substrate. The sample was then oxidised at 850°C for 5 minutes to passivate the NW 
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surface and form a ~10 nm surface oxide. TixSiy contacts were defined on single, 
selected NWs using optical lithography. Here, 40 nm of Ti was thermally evaporated 
after an oxide strip, and excess metal removed using ‘lift-off’. The Ti was then 
annealed at 700°C for 30 sec. Here, a ‘snowplow’ process13 dissociated SiO2 at the 
Si/Ti interface, driving oxygen to the surface and forming a TixSiy contact covered by 
a thin TiOx layer. The TiOx layer was then removed using buffered HF and a 100 nm 
Al capping layer thermally evaporated to complete the contact. Finally, a ~2 µm wide 
and 100 nm thick Al top-gate was defined on the NW. Figure 1(d) shows a scanning 
electron micrograph of a device with a ~250 nm diameter SiNW.   
 
III. Results and Discussion: 
 
 Figure 2 shows the dual-gate characteristics of a SiNW device. Here, the NW core 
diameter was ~70 nm and the source-drain separation was 45 µm. The large source-
drain separation implies a continuous NW conduction path over tens of micrometres. 
The characteristics were measured at 300 K with an Agilent 4155B parameter 
analyzer. Figure 2(a) shows the IDS-VDS characteristics, where VTG and VBG are varied 
in a constant proportion of 1:5, in a manner similar to a dynamic threshold FET14. VBG 
is varied from 2 V to -8 V and VTG is varied from 0.4 V to -1.6 V. Both the saturation 
current, and drain-source threshold voltage VDST for current flow, are modulated by 
the gate voltages. IDS reduces in value as the gate voltages decrease, implying n-
channel FET operation even though the SiNWs were nominally doped p-type. VDST 
shifts from 0.3 – 2.3 V as the gate voltages decrease and this helps to turn the device 
‘off’. Figure 2(b) shows the IDS-VBG,VTG characteristics, for VDS = 2 – 0.5 V, on a log 
scale. Here, maximum Ion/Ioff =  60 nA / 20 pA = 3000 at VDS = 1.5 V. The inset to 
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Fig. 2(b) shows the transconductance gm vs. gate voltage at VDS = 1.5 V. The peak 
value of gm = dIDS/dVGS ~30 nS, and the sub-threshold swing S = 780 mV/decade. 
 
 Figure 3(a) shows the dual-gate transfer characteristics of the device on a linear-
scale, for VDS = 2 – 0.5 V. Figure 3(b) compares the dual-gate characteristics to the 
back-gate only characteristics, at VDS = 1.5 V. The modulation of IDS is enhanced with 
dual-gate operation, with larger values of Ion for positive gate voltages and a 
comparatively sharper transition from Ion to Ioff. 
 
 The electrical characteristics of the device are influenced by Schottky barriers 
(SBs) formed at the NW contacts, and by charge trapped at or near the NW surface. 
The inversion of the charge carrier type, from p-type in the source Si wafer to n-type 
in Figs. 2 and 3, implies positive fixed charge at the NW surface or in the gate oxide. 
This can lower the conduction (Ec) and valence (Ev) energy band edges in the NW 
relative to the Fermi energy EF and invert the NW from p- to n-type. Inversion from 
n- to p-type due to surface effects has been reported in similar NWs12.  
 
 Figure 4(a) show schematically the energy band diagram in our n-channel SiNW 
FET. We assume that SBs exist at the NW source/drain contacts15 and that VTG is 
varied in tandem with VBG. Applying VDS > 0 V at VBG = 0 V allows electron injection 
across the source SB. If VBG < 0 V, then the upward shift in Ec increases the source 
SB width α and band offset eVb, reducing IDS. The increase in eVb increases VDST, 
similar to our observed behaviour (Fig. 2(a)). The top-gate in our device is less 
effective, as it does not modulate the NW ‘lead’ regions that lie on either side. 
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 Modelling our device as a NW FET with series SBs, for VDS > VDST the source SB 
turns-on. The source resistance RS (Fig. 4(d), inset) is associated with this SB after 
turn-on and any additional source contact resistance. The drain SB is forward biased 
(Fig. 4(a)) with resistance RD << RS. Subtracting VDST from VDS removes the effect of 
the SBs from the data, allowing extraction of parameters associated with the NW 
only. Figure 4(b) shows IDS vs. VBG as VDS – VDST is varied. Above a threshold gate 
voltage VTH ≈ -3 V, IDS ∝ VBG as expected for a FET in the linear region16. Here, 
IDS=µFECox(VDS–VDST)(VBG –VTH)/L2, where Cox is the oxide capacitance, µFE is the 
electron field-effect mobility, and L is the NW length. The peak value of gm = 30 nS 
(Fig. 2(b), inset) and minimum S = 780 mV/decade, occurs with VBG near VTH, as the 
SB offset eVb reduces. Figure 4(b) may be used to extract the extrinsic, linear region, 
transconductance gm,lin = ∂IDS/∂VBG. We find gm,lin ∝ VDS – VDST (Fig. 4(c)), again 
following linear FET behaviour, where gm,lin=µFECox(VDS–VDST)/L2. Finally, we 
estimate RS from a plot of the extrinsic drain-source resistance in the linear region, Rlin 
= Rds + RS = ∂VDS/∂IDS, vs. gate overdrive VBG – VTH (Fig. 4(d)). The data fits Rlin ∝ 
1/(VBG – VTH), as expected. At large gate overdrive Rds << RS, implying RS ~1 MΩ. 
 
 The intrinsic, linear region transconductance may be estimated using gm0 = gm,lin/(1 
– (gd + gm,lin)RS), using a calculation similar to Ref. [17]. Here, gd = ∂IDS/∂VDS. Using 
maximum values, gm,lin = 10 nS and gd = 130 nS, at VDS – VDST = 0.5 V and VBG = 2 V,  
and assuming a constant value of RS = 1 MΩ, gives gm0 ~ 12 nS. We may use gm0 to 
estimate the range of µFE. Using µFE = gm0L2/CoxVds and Cox ~5 × 10-15 F (estimated 
from the ideal capacitance between a cylinder and a plane) 18, we find µFE 
~100 cm2/Vs. We note that we have neglected the forward-bias drain SB resistance 
RD, and any additional drain contact resistances. RS may also reduce as VDS increases, 
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with further turn-on of the source SB. Our RS may then be overestimated, suggesting 
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Figure 1. (a) Schematic diagram of dual-gate SiNW FET with TixSiy/ Al source (S) 
and drain (D) contacts, Al top-gate (Tg) and substrate back-gate (Bg). (b) Scanning 
electron micrograph of chemically etched SiNW array. (c) Transmission electron 
micrograph of the SiNWs. (d) Scanning electron micrograph of SiNW FET. The scale 
bars are 10 µm, 100 nm, and 10 µm respectively. 
 
Figure 2. (a) IDS-VDS output characteristics of a SiNW FET. VBG is varied from 2 V to 
-8 V in -2 V steps, and VTG is varied from 0.4 V to -1.6 V in -0.4 V steps. VDST is seen 
to vary from VDST1 = 0.3 V to VDST2 = 2.3 V (b) IDS-VBG,VTG transfer characteristics 
(log scale), as VDS is varied from 2 V to 0.5 V in 0.5 V steps. The inset shows 
extracted gm vs. VBG for VDS = 1.5 V. VTG (not shown) is varied simultaneously with 
VBG, in the ratio 1: 5. 
 
Figure 3. (a) IDS-VBG,VTG transfer characteristics (linear scale) of a SiNW FET, as VDS 
is varied from 2 V to 0.5 V in 0.5 V steps. (b) IDS-VBG characteristics at VDS = 1.5 V, 
for VTG = 0 V, and for VTG = 0.2VBG. 
 
Figure 4. (a) Energy band diagram of the SiNW FET with electron injection from the 
source, VDS > 0 V. (b) IDS-VBG characteristics at VDS – VDST = 0.5 V – 0.2 V, extracted 
from the data of Fig. 2(a). (c) gm,lin vs. (VDS – VDST) characteristics. (d) Rlin vs. (VBG – 
VTH) characteristics. Inset shows the contact resistance circuit model. 
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Figure 4 
 
 
 
 
 
 
 
